Work in progress. This page is a placeholder. The platform
documentation has not been written yet.
This section will hold the hardware documentation produced by our clean-room reverse engineering work: the register-level descriptions, boot interfaces, and firmware protocols that the drivers are written against.
Planned contents
- SoC overview and memory map
- Boot chain and firmware interfaces
- Device tree conventions
- Per-peripheral register documentation